Grid-interactive power converters are normally synchronized to the grid using phase-locked loops (PLLs). The performance of the PLLs is affected by the non-ideal conditions in the sensed grid voltage such as harmonics, frequency deviations and dc offsets in single-phase systems. In this paper, a single-phase PLL is presented to mitigate the effects of these non-idealities. This PLL is based on the popular second order generalized integrator (SOGI) structure. The SOGI structure is modified to eliminate of the effects of input dc offsets. The resulting SOGI structure has a high-pass filtering property. Hence, this PLL is termed as high-pass generalized integrator based PLL (HGI-PLL). It has fixed parameters which reduces the implementation complexity and aids in the implementation in low-end digital controllers. The HGI-PLL is shown to have least resource utilization among the SOGI based PLLs with dc cancelling capability. Systematic design methods are evolved leading to the design that limits the unit vector THD to within 1% for given non-ideal input conditions in terms of frequency deviation and harmonic distortion. The proposed designs achieve the fastest transient response. The performance of this PLL has been verified experimentally. The results are found to agree with the theoretical prediction.
The performance of the single-phase PLLs is affected by the non-ideal conditions in the grid voltage. These are: frequency deviation, harmonic distortion and dc offsets. In case of three-phase systems, there will be an additional non-ideality of unbalance in the three-phase voltages. It must be noted that under ideal conditions, the grid voltage has fixed frequency of either 50/60Hz, no harmonic distortion, no dc offsets and no unbalance in three-phase case.
A. Literature Survey of Existing PLL Structures
Among the various PLLs proposed in literature, synchronous reference frame PLL (SRF-PLL) is a popular PLL [8] , [12] used in three-phase systems. It is very simple from design and implementation point of view. SRF-PLL forms the building block of many PLLs for both three-phase and single-phase applications [13] - [19] . Second-ordergeneralized-integrator (SOGI) based single-phase PLLs [16] - [19] are low-complexity single-phase PLLs that use an embedded SRF-PLL. The basic SOGI-PLL was first introduced in [16] . This PLL will have sinusoidal ripple errors in the estimated frequency when the input contains harmonics and dc offsets. These ripple errors can also occur when the input frequency changes from the nominal value [16] . Adaptation of the SOGI parameters is suggested to overcome the problem due to input frequency deviation [16] , [17] , [19] , [20] . The adaptive SOGI-PLLs have higher design and implementation complexity.
Input to the single-phase SOGI based PLLs can have a dc offset due to factors such as sensor dc offsets, dc offsets from the analog-to-digital controllers (ADC) and mismatch in the semiconductor device switching in practical power converters. As the basic SOGI structure cannot eliminate dc offsets, the embedded SRF-PLL will have a dc offset in its input. This can result in a serious problem of dc injection to the grid [21] . DC injection to the grid is undesired [22] and it is to be limited to be less than 0.5% of the rated current of the power converter as per the grid interconnection standard IEEE 1547-2003 [23] .
The problem of dc offsets in the basic SOGI-PLL is mitigated in [17] , where the design method is based on heuristic approach. Also, the effect of input harmonics is not quantified in the work. Multiple cascaded SOGI based frequency locked loop (FLL) is proposed in [24] . This is proposed for three-phase systems. Design optimizations considering the response time have not been analyzed. Cascading of the SOGI blocks increases the implementation complexity in terms of increased computation time or digital resource utilization. In [25] , a modified high-pass based SOGI structure is studied for a robust adaptive PLL. This PLL contains additional non-linear functions compared to other SOGI based PLLs such as [16] - [19] and the response to transients reported in the paper is slow in the order of tens of fundamental cycles. The work in [26] estimates the grid frequency and amplitude correctly when the input contains dc offsets. However, the phase estimation is affected by the input dc offsets.
B. Present Work
In this paper, a modified SOGI-PLL is presented. The modified SOGI has full dc offset rejection capability and includes a high-pass based filter structure. Hence, this PLL is termed as high-pass generalized integrator based PLL (HGI-PLL). The outputs of the HGI are given as inputs to the embedded SRF-PLL block. The structure of the HGI-PLL is shown in Fig. 2 . This is a fixed parameter or non-adaptive PLL which helps to keep its implementation simple. Its performance is affected by the frequency deviations as well as harmonics in the input voltage. These non-ideal conditions of frequency deviations and harmonics result in unit vector harmonic distortion [18] . This is undesirable as the unit vectors are used for reference generation and are expected to have minimal harmonic distortion. Hence, the HGI-PLL must be designed such that the the unit vector distortion is minimal for the non-ideal grid conditions of frequency deviation and harmonic distortion. Another desirable performance parameter is the fast settling time. The HGI-PLL design must consider these factors of minimal unit vector distortion and fast response time for given worst case non-idealities in the grid voltage.
Novel systematic designs are evolved for the HGI-PLL in this paper. For a given worst case frequency deviation in the input, a design approach is proposed which results in the fastest response for a given constraint on the unit vector THD. For example, for a worst case setting of ±8% frequency deviation, the HGI-PLL is designed to have fastest response while limiting the unit vector THD to be less than 1%. This design is evolved into a design procedure considering two constraints, namely, the worst case frequency deviations and harmonic distortions in the input. This design achieves fastest response for HGI-PLL while limiting the unit vector THD to be within 1% for the given worst-case input conditions.
The HGI-PLL with the proposed designs achieves very good transient and steady-state performance. The practical settling time is shown to be less than 30ms. This PLL has the least resource utilization in the digital implementation among the SOGI based PLLs with dc cancelling capability. The performance of this PLL has been compared with analysis and simulation and is validated using experimental results for various steady-state and transient operating conditions.
II. STRUCTURE AND DESIGN CONSIDERATIONS OF HGI-PLL

A. Structure
The HGI-PLL produces two quadrature signals v α and v β from the input sensed grid voltage v g . The HGI is a modified SOGI filter structure which generates v α and v β . The transfer functions realized by the HGI are as follows.
It can be verified that both the transfer functions in (1) and (2) have zero gain at dc. When the input voltage is sinusoidal with frequency ω 0 , it can be seen that the v α and v β are balanced quadrature signals. This is evident from the bode plots of the two transfer functions in Fig. 3 .
Frequency (rad/s) 10 100 1,000 10,000 As it can be seen from Fig. 3 , the transfer function in (2) is a high-pass filter. In a basic SOGI-PLL [16] , the transfer function to generate v β is a low-pass filter. Hence, it does not block any dc offset in the input voltage. As a result, the embedded SRF-PLL will have dc offsets in its input which in turn lead to dc offsets in the PLL unit vectors [21] . In HGI-PLL, this is mitigated by making use of a dc blocking high-pass filter as shown in Fig. 2 .
B. Design Considerations
The HGI-PLL has three design parameters: the gain k in the HGI transfer functions, k p and k i of the PI controller transfer function as shown in Fig. 2 . In adaptive SOGI based PLLs, the term ω 0 used in the transfer functions is replaced by the estimated frequency ω e of the PLL [20] . In the present implementation, ω 0 is constant and is equal to the nominal grid frequency in rad/s. By keeping ω 0 fixed, the implementation is simplified. Use of fixed parameters helps in arriving at a systematic design method and hence the response time can be optimized.
The main disadvantage of fixed parameter SOGI based PLLs is the fact that frequency deviations in the input voltage will cause unequal amplitudes in the v α and v β . This is clear from Fig. 3 also. The unequal amplitudes result in the application of a negative sequence component to the embedded SRF-PLL [18] . This results in double harmonic ripple in the estimated frequency [12] and hence, harmonic distortion in the unit vectors [8] . Harmonic distortion 6 in the unit vectors is highly undesirable because the current references generated using them will also become distorted. As the current controllers used normally have low-pass filtering characteristics with high bandwidth [27] , the resulting grid current will be distorted. Grid interconnection standards such as IEEE 1547-2003 [23] have defined limits on the harmonic injection to the grid. The PLL design should ensure that these limits are not exceeded. This can be achieved by carefully selecting the bandwidth of the embedded SRF-PLL. Lower the bandwidth, better will be the harmonic attenuation for the unit vectors when the input has frequency deviations [18] . The response time of the embedded SRF-PLL is inversely related to its bandwidth. The relation between settling time t s,srf and its bandwidth ω bw in rad/s can be approximated as [21] ,
There is a tradeoff between the response time and harmonic attenuation. Hence, it is important to arrive at a design bandwidth of the embedded SRF-PLL such that the response time is fastest for a given constraint on the unit vector harmonic distortion or THD. This approach of the PLL parameter design is followed for the basic SOGI-PLL in [18] .
When the grid voltage has transient amplitude or phase jumps, the filters used in the HGI will take a known amount of time to settle. The transients in the HGI output will affect the inputs v α and v β to the embedded SRF-PLL. This results in temporary errors in estimation of frequency and phase till the HGI outputs settle to the correct values. Hence, the overall settling time is also dependent on the design parameter k of the HGI block. It must be designed to have a fast response during transient changes in the grid voltage. Let the overall settling time due to the HGI transfer functions be defined as,
In (4), t sα (k) and t sβ (k) are the settling times of the transfer functions in (1) and (2) for step change. These settling time values depend on the parameter k.
As the HGI-PLL has a cascade of the HGI block and embedded SRF-PLL block, the worst-case additive settling time is given by the sum of the settling times of the HGI blocks and the embedded SRF-PLL. This worst-case additive settling time is termed as t sd and it is given by,
The grid voltage at the point of common coupling (PCC) normally contains lower order harmonics due to the presence of non-linear loads in the system and finite grid impedance [28] , [29] . The transfer function in (1) has bandpass configuration centred around nominal fundamental frequency ω 0 . Hence, there will be attenuation of harmonics by this transfer function. However, as it can be seen from Fig. 3 , the transfer function (2) has high-pass characteristic and hence it cannot attenuate any harmonics in the input. The embedded SRF-PLL has a low-pass characteristic and can attenuate the harmonics. Hence, to sufficiently attenuate the input harmonics, both k and PI controller parameters of the embedded SRF-PLL will have to be selected carefully as proposed in Section III of the paper. This also has an effect on the overall settling time, which is to be minimized as explained in Section III. 
III. DESIGN OF THE HGI-PLL
The design of HGI-PLL discussed in the following subsections III-A will be referred to as as minimum t sd design (MTSD design). Note that t sd is the additive settling time defined in (5) which is the sum of settling time of the HGI block and the settling time of embedded SRF-PLL block. This design selects the values of k and bandwidth considering the expected range of frequency deviations alone. The objective of this design is to select the PLL parameters that lead to shortest additive settling time for a specified limit on unit vector THD considering worst case frequency deviations in the input. This design is analyzed for its harmonic attenuation capability and the resulting limitations are then explained. The MTSD design forms the basis for a complete design method proposed in Section III-B. This is called as harmonic constrained minimum t sd design (HC-MTSD design), because the design parameters are selected to achieve a limit on the unit vector THD when the input contains both frequency deviation and harmonic distortion. In other words, this design optimizes the response time of HGI-PLL without exceeding the THD limit on the unit vectors when the input voltage contains both frequency deviations and harmonic distortion.
A. MTSD Design for HGI-PLL 1) Selection of the parameter k for MTSD design: The parameter k is selected such that the transfer functions of HGI-PLL give the fastest settling time. The step response settling time of the transfer functions (1) and (2) as a function of k is determined using simulation. The variation of k with 2% step-response settling time [30] for HGI-PLL is shown in Fig. 4 . As it can be observed, there is a value of k that gives the fastest response, corresponding to the minimum settling time of the SOGI block in Fig. 2 .
From Fig. 4 , the optimal value of k is determined to be,
For this value of k opt,h , the settling times for v α and v β are 14.91ms and 15.97ms respectively for a 50Hz system.
Hence, the combined worst-case settling time (t s,hgi ) would be the maximum of the two settling times, that is,
Thus the worst case settling time of 16ms is less than one fundamental cycle.
Selection of k = k opt,h results in the fastest response of the HGI blocks for any changes in the input. The harmonic attenuation will be fixed based on the selected value of k. The remaining design parameter is the bandwidth of the embedded SRF-PLL.
2) Selection of the bandwidth of embedded SRF-PLL for MTSD design: As explained in Section II-B, the frequency deviations in the input result in unit vector distortion. To minimize the unit vector THD, the approach is to adjust the bandwidth of the SRF-PLL to attenuate the resulting ripple in the v d and estimated frequency. Let the limit on the unit vector THD be U = 1%. Hence, for a given frequency deviation of ∆f , the SRF-PLL bandwidth must be chosen to be such that the unit vector THD is u T HD ≤ U (%).
The analytical expressions derived in [8] are used to determine the unit vector THD as a function of the bandwidth of the embedded SRF-PLL for any frequency deviation in the input. The relevant expressions derived in [8] are included in Appendix A for quick reference. The procedure to determine the design bandwidth is given in the flowchart in Fig. 5 . The frequency range is swept from
For a frequency deviation of ∆f = ±8%, the frequency is swept between f l = 46Hz and f u = 54Hz in a 50Hz system.
Step size of 2Hz has been used to sweep this range. This method is illustrated in Fig. 6 . Consider when the input frequency is 46Hz. The equations (21)- (23) chosen for this case as per the flowchart to give a unit vector THD of at most U = 1%. This corresponds to the design bandwidth of 55Hz. Similarly, the bandwidth is determined for the remaining three cases in Fig. 6 . It can be observed from the Fig. 6 that the bandwidth must be chosen to be 55Hz so that the unit vector THD is less than 1% for the entire range of frequency deviations from 46Hz to 54Hz.
Thus, the bandwidth ω bw,d = 2π55 rad/s will limit the unit vector THD to be less than 1% even for a frequency deviation of upto ±8% in the input voltage. Once the design bandwidth is known, the PI controller parameters of the embedded SRF-PLL can be determined using the design equations given in works such as [12] , [21] . The final expressions (33) and (34) used to compute these PI controller parameters are provided in Appendix C. The settling time of the embedded SRF-PLL for this design bandwidth is given by,
3) Summary of the MTSD design: The k in the HGI transfer functions is selected to achieve the fastest response.
The bandwidth of the embedded SRF-PLL is the highest for given frequency deviation and constraint on unit vector THD. Hence for the given constraints, the embedded SRF-PLL also has the fastest response. The net worst-case additive settling time using (7) and (8) is given by, t sd = t s,hgi + t s,srf = 16ms + 11.6ms = 27.6ms
Thus the proposed design results in a worst-case settling time of less than 1.5 fundamental cycles. The actual settling time is lesser than this value as the transients in HGI and embedded SRF-PLL occur simultaneously. This is shown in the Section V with experimental results.
4) Effect of input harmonics on the MTSD design:
The effect of the input harmonics is quantified analytically for this design as it does not include the input harmonic distortion during the design process. A known amount of input THD is considered. The individual harmonics considered are the low order odd harmonics upto the ninth harmonic. The harmonic amplitude is considered to be inversely proportional to its harmonic order. That is,
Hence, the fifth harmonic has an amplitude of 3/5 times third harmonic, the seventh harmonic is 3/7 times third harmonic and the ninth harmonic is 3/9 times third harmonic. Based on this individual harmonics are calculated 10 for a given THD.
For each input THD, the resulting harmonics in the outputs of the transfer functions in (1) and (2) As it can be seen from Fig. 7 , when the input has a THD of 5%, the unit vector THD is equal to 1.7% when the input has frequency of 46Hz. Thus, when the input THD is assumed to be a worst-case value of 5% [29] , [31] , the unit vector THD can exceed the 1% limit. To meet the objective of limiting the unit vector THD when the input contains both frequency deviation and harmonics, an enhanced design procedure is evolved for the HGI-PLL. This is termed as the HC-MTSD design. This design limits the unit vector THD to be within a limit of U = 1% and achieves the fastest additive settling time while considering both frequency deviation and input THD. This design method is explained in the following subsection.
B. HC-MTSD Design for HGI-PLL
The objectives of this design can be defined as follows.
such that
given that the frequency deviation is ∆f (%) and the input THD is H(%).
The additive settling time t sd is a function of the HGI-PLL parameters f bw and k. This function is labelled as g(f bw , k) in (11) . Unit vector THD u thd is affected by both f bw and k. The upper limit on bandwidth for the solution of (11) is considered to be 55Hz based on the MTSD design. This is because, from fundamental frequency deviation point of view, any higher f bw would result in unit vector THD of higher than 1% as indicated in Fig. 6 for upto ±8% deviation in grid fundamental frequency. The lower limit is considered to be 20Hz. Theoretically, the lower limit on the bandwidth can be close to zero.
The optimum solution for (11) considering the constraint (12) and the inputs of ∆f = ±8% and H = 5% is determined within the bandwidth range of [f min , f max ]. The range of k considered is [k min , k max ]. These are listed as follows.
f min = 20Hz and f max = 55Hz
The range of k considers a wide possible design selection range as in Fig. 4 . This range includes the k opt,h for the MTSD design specified in (6).
The procedure for HC-MTSD design is explained using a flowchart in Fig. 8 . This is qualitatively explained as follows. For every bandwidth value in the range considered, the set of k satisfying unit vector THD to be less than 1% is determined. This set is designated as K u in the flowchart in Fig. 8 . In this set K u , the value of k that gives fastest response time for the HGI is determined. This is done using a procedure similar to the plot in Fig. 4 . This value of k is selected as the corresponding value to the bandwidth chosen. The additive settling time of of the HGI-PLL is computed for this pair of bandwidth and k. This is repeated for a large number of bandwidth values in the range specified in (13) . For each bandwidth, a corresponding k and settling time are determined. The pair with least additive settling time is selected as the design value based on the objective in (11).
The solution to this method is illustrated graphically as follows. The valid solution points contain three components which are f bw,i , k i and corresponding t sd,i . In the top trace in Fig. 9 , k i is plotted versus f bw,i . In the bottom trace, t sd,i is plotted versus f bw,i . It can be observed that a minimum t sd is obtained for f bw = 29Hz in the bottom trace.
The corresponding k = 1.56. This is the optimal pair of f bw and k and gives a settling time of 37.9ms which is less than two fundamental cycles in a 50Hz system. The plot in Fig. 9 is for a worst case input THD of H = 5%
and frequency deviation of ∆f = ±8%.
The variation of unit vector THD versus input THD and input frequency deviations is shown in Fig. 10 for the HC-MTSD design. Fig. 10 can be compared with Fig. 7 . It can be seen that with the HC-MTSD design, the unit vector THD stays within 1% for the worst case condition of input THD of upto 5% with frequency deviation of upto ±8%. 
IV. DESIGN SUMMARY
In the proposed design methods, the parameter k and the bandwidth of the embedded SRF-PLL are selected.
These parameters are general and not system specific. This is because in the HGI, the transfer functions in (1) and (2) are fixed. The sampling frequency and type of digital implementation determine the final difference equations.
However, the value of k will remain as per the proposed design in any system. Similarly, the SRF-PLL bandwidth is a general parameter. The PI controller parameters, which are calculated using the bandwidth value using (33) -(34), are system specific and their value will depend on discretization methods and sampling frequency. However, the bandwidth value will remain as per the proposed designs. Hence, the overall design summary applies to any general single-phase system. It is given as follows.
1) Minimum t sd design (MTSD design):
This design selects the HGI-PLL design parameters considering worst case input frequency deviation and limit on unit vector THD. For these conditions, this design obtains the fastest response. The design parameters determined for a frequency deviation of ±8% and unit vector THD limit of 1% are:
2) Harmonic constrained Minimum t sd design (HC-MTSD design): This design is an extension of the MTSD design. It selects the HGI-PLL design parameters considering worst case input frequency deviation, worst case input THD and a constraint on the unit vector THD. For these conditions, this design obtains the fastest response. The design parameters determined for a frequency deviation of ±8%, input voltage THD of 5% with the constraint of (10) and unit vector THD limit of 1% are:
The performance of the HGI-PLL is compared with popular SOGI based single-phase PLLs. The comparison is given in Table I . The resource utilization mentioned in Table I is computed using forward Euler implementation. Trapezoidal or other discretization methods can also be used [16] . However, the Euler method gives the least resources which can be important when the implementation is done using a low-end digital controller. It can be seen from Table I The experimental implementation of the HGI-PLL is done on Altera Cyclone EP1C12Q240C8 FPGA controller board using fixed point 16 bit arithmetic and a sampling rate of 50µs. Fig. 11(a) shows the effect of presence of 10% dc offset in the input voltage of basic SOGI-PLL [16] , [18] . The large amount dc offset is considered to clearly show the presence of the dc offset in the input voltage. As it can be observed from Fig. 11(a) , the estimated frequency f e contains a ripple error at fundamental frequency. This results in the presence of dc offsets and even harmonics in the unit vector.
The performance of HGI-PLL for the same 10% input dc offset conditions is shown in Fig. 11(b) . The estimated frequency is a purely dc quantity for HGI-PLL indicating that the input dc has been rejected by the modified SOGI structure in HGI-PLL.
The transient response of HGI-PLL is verified by introducing a step-phase-change in the input voltage. Fig. 12(a) shows the result for MTSD design of HGI-PLL. Fig. 12(b) shows the result for HC-MTSD design of HGI-PLL.
As it can be observed, the HC-MTSD design has slightly slower response. The settling time for MTSD design is observed to be 20ms whereas for the HC-MTSD design it is observed to be about 30ms. As expected, these values are lower than the respective worst case additive-settling-time (t sd ) which were 27.6ms and 37.9ms respectively. The effect of harmonics and frequency deviation in the input voltage is verified next. The input voltage has a fundamental frequency of 46Hz which corresponds to a −8% frequency deviation. The input voltage also has a 5%
THD. The performance of HGI-PLL with MTSD design for this input voltage is shown in Fig. 13(a) . The response of HGI-PLL for the same input condition with HC-MTSD design is shown in Fig. 13(b) . 
VI. CONCLUSION
In this paper, systematic designs are proposed for high-pass generalized integrator based PLL (HGI-PLL) for single-phase grid-connected power converter application. This is a modified fixed-parameter SOGI-PLL with input When there is a frequency deviation in the input, the amplitudes of v α and v β become unequal as can be seen from the Bode plot in Fig. 3 . Let these voltages be defined as follows.
From the Bode plot in Fig. 3 , it can be deduced that V 1 = V 2 in (16) and (17) . Similarly, φ 1 = φ 2 and φ 1 −φ 2 = π/2.
These parameters are known from the transfer functions of the HGI for any given input frequency.
Due to the unequal amplitudes, the two-phase equivalent voltages v α and v β contain an unbalance and hence a negative sequence component. This causes the well known problem of double fundamental frequency ripple in v d , v q and estimated frequency ω e . As the estimated phase θ e is integral of ω e , it will have the following form:
In (18), f is a second harmonic ripple error. This is defined in (19) below. The aim is to determine the parameters a and φ in the equation shown below,
In (19) , ω is the fundamental frequency whose nominal value is ω = ω 0 = 2π50 rad/s. It is assumed that the fundamental frequency can vary upto ±8% in this paper. For given f , it is shown in [8] that the unit vector will have a third harmonic amplitude equal to
The detailed derivation steps to determine a and φ are provided in [8] . Only the final expressions are reproduced here:
Where
In (21) and (22), m and x are the the overall magnitude gain and phase shift at second harmonic frequency given by the summer, PI controller and integrator in the embedded SRF-PLL in Fig. 2 . They are expressed as follows:
Thus, for a given frequency deviation, the output of the HGI v α and v β can be determined. Then the above equations can be used to determine a which equals to twice the amplitude of the third harmonic in the unit vector [8] .
B QUANTIFYING THE EFFECT OF GRID VOLTAGE HARMONICS ON UNIT VECTOR HARMONIC DISTORTION
Let the sensed grid voltage contain a harmonic of the order h. Depending on the transfer functions of the HGI, the voltages v α and v β will also contain harmonic of the order h whose magnitude and phase can be calculated.
Let these harmonic voltages be defined in phasor form as follows:
The phasors in (24) rotate at the harmonic frequency that is h times the fundamental. These harmonic voltages can be split into positive and negative sequence voltages in two-phase system as follows:
In ( In [8] , unit vector harmonic distortion is determined analytically when the input contains a harmonic of any given sequence. The harmonic with order h occurring as a positive sequence gives rise to (h − 2) and h order harmonics in the unit vectors. Similarly the harmonic with order h occurring as a negative sequence gives rise to h and (h + 2) order harmonics in the unit vectors.
The expressions in [8] are reproduced here for computing the distortion due to positive sequence harmonic. Let these voltages be:
The expressions in (27) are the general time domain expressions of the corresponding phasors specified in (25) and (26) . The sensed grid voltage has a positive sequence fundamental voltage given in the following general form:
For the input conditions as in (28) and (27) , the analytical expressions are derived in [8] to compute the (h − 2)
and h order harmonics in the unit vector. The sine unit vector will have the following form for these harmonics,
The final expressions for the amplitude and phase in (29) are as follows. 
In (30) and (31), m h−1 and x h−1 are the the overall magnitude gain and phase shift at second harmonic frequency given by the summer, PI controller and integrator in the embedded SRF-PLL in Fig. 2 . They are expressed as follows:
For the negative sequence harmonic, the same expressions (30)-(32) can be used by replacing h − 1 with h + 1.
The overall THD is determined by performing a phasor sum of the harmonics in the unit vector appearing due to all the positive sequence and negative sequence harmonics in the input voltage to the embedded SRF-PLL.
C EXPRESSIONS FOR THE PI CONTROLLER PARAMETERS
For any given design bandwidth of the embedded SRF-PLL (ω bw ), the PI controller parameters k p and k i can be determined uniquely. The corresponding equations are as follows [12] , [21] ,
In (34), parameter T s is the sampling time used in the digital implementation of the SRF-PLL. In (33), V m is the nominal sensed grid voltage peak.
